LAN8841T-V/Q2A [Microchip]

The LAN8841 is a low-power, single-port triple-speed (10BASE-T/100BASE-TX/1000BASE-T) Ethernet physical layer transceiver (PHY) that is optimized for precision process timing. The device enables highly accurate synchronization of motors, valves, actuators and sensors over standard CAT-5, CAT-5e and CAT-6, unshielded twisted pair (UTP) cables.

The LAN8841 provides RGMII (Reduced Gigabit Media Independent Interface) and GMII/MII (Gigabit Media Independent Interface/Media Independent Interface) for connection to Ethernet MACs in processors and switches for data transfer at 1000Mbps or 10/100Mbps.

The LAN8841 provides high-accuracy IEEE 1588-2008 (v2) timestamping to support Microchip Time-Sensitive Network (TSN) Ethernet switches, as well as, SoCs and FPGAs supporting the RGMII interface. The LAN8841 also provides Synchronous Ethernet (SyncE), TSN frame preemption support and multiple power saving features.

Microchip's complimentary and confidential MicroCHECK design review service, which offers insight from the initial concept to the final PCB layout, is available to customers who are using our products in their projects. You can confidently submit your design materials in a secure and private setting, and our expert engineers will provide individualized feedback to enhance your design. MicroCHECK design review service is subject to Microchip's Program Terms and Conditions and requires a myMicrochip account.

EtherSynch® IEEE 1588v2/PTP
• Layer 2, UDP/IPv4 and UDP/IPv6 formats
• Tagged and non-tagged frame formats
• One-step and two-step modes of operation
• Energy Efficient Ethernet (EEE) Support with Low-Power Idle (LPI) Mode and Clock Stoppage for 100BASE-TX/1000BASE-T and Transmit Amplitude Reduction with 10BASE-Te Option
• Wake-On-LAN (WOL) Support with Robust Custom-Packet Detection
• Five (5) Programmable LED Outputs for Link, Activity, and Speed
• Baseline Wander Correction
• LinkMD® TDR-based Cable Diagnostic to Identify Faulty Copper Cabling
• Signal Quality Indication
• Parametric NAND Tree Support to Detect Faults Between Chip I/Os and Board
• Loopback Modes for Diagnostics
• Automatic MDI/MDI-X Crossover to Detect and Correct Pair Swap at All Speeds of Operation
• Automatic Detection and Correction of Pair Swaps, Pair Skew, and Pair Polarity
• MDC/MDIO Management Interface for PHY Register Configuration
• Interrupt Pin Option
• Power-Down and Power-Saving Modes

Operating Voltages
• Core (VDD, VDDAL, VDDAL_PLL): 1.1V (External FET or Regulator)
• VDD I/O (VDDIO): 3.3V, 2.5V, or 1.8V
• Transceiver (VDDAH): 3.3V or 2.5V
• Available in commercial (0°C to +70°C) and extended industrial (-40°C to +105°C) temperature ranges
• 64-pin VQFN (8 mm × 8 mm) Package