PCB Stackup Planning
Plan a PCB stackup by giving each critical signal a suitable continuous reference, then allocating routing and power resources around those needs. Layer count is an outcome of that work, not a performance grade. A well-chosen four-layer construction can outperform a poorly assigned six-layer design for a particular circuit.
Before routing, make a layer-by-layer map of the signals, reference nets, power regions and expected transitions. This catches problems that a simple list of “signal” and “plane” labels can hide.
Count copper layers, then define their jobs
The familiar two-, four- or six-layer description normally counts conductive copper layers. Solder mask, silkscreen and insulating sheets are not additional circuit layers. A stackup drawing should show both the copper sequence and the dielectric structure, but it must distinguish them clearly.
Start with the design's difficult nets: fast interfaces, sensitive analog connections, clocks and high-current loops. Identify the reference each needs and whether that reference remains continuous across the intended route. Reserve the required plane area before treating the remaining space as available routing capacity.
Power distribution can use planes or suitable copper regions, depending on the design. Assigning a whole layer to power is not automatically preferable if multiple split rails leave poor references for adjacent signals.
Use a six-layer example carefully
One possible allocation is:
| Copper layer | Illustrative role | Main review question |
|---|---|---|
| L1 | Components and signals | Does the route retain its L2 ground reference? |
| L2 | Continuous ground | Are voids kept out of critical return paths? |
| L3 | Internal signals | Is coupling to L2 suitable for the chosen geometry? |
| L4 | Power distribution | Are power regions and decoupling planned? |
| L5 | Continuous ground | Is the bottom-side reference intact? |
| L6 | Components and signals | Are transitions to other references supported? |
This is six copper layers, not seven, and it is an example rather than a universal recommendation. The actual dielectric spacing, routing density and copper distribution determine whether it suits a particular board. Another application may need more signal layers or a different power arrangement.
Reference continuity is more important than a familiar pattern
The common four-layer signal–ground–power–signal arrangement is not a guarantee that both signal layers have equally useful references. If the power layer is divided into several regions, bottom-side routes may encounter discontinuities. Check their actual paths rather than assuming the pattern name settles the issue.
Texas Instruments advises routing critical high-speed signals with solid ground references and preserving return continuity at transitions. The relevant interface and device requirements still take precedence over a generic stackup example. TI reference-plane guidance.
When two ground references belong to the same net, nearby ground connections can support a signal transition. Do not directly connect a power plane to ground to imitate that solution. Differential-pair conductors also require separate, balanced signal vias; putting both into one via would short them together.
Solve impedance using the proposed geometry
Controlled impedance depends on trace width, copper thickness, dielectric properties and distance to the reference structure. For differential routing, pair spacing and coupling also matter. A line width copied from another board is not a reliable specification unless the relevant geometry and materials match.
Select the actual target from the interface requirement. Neither 50 Ω single-ended nor 100 Ω differential is a universal target for all nets. Obtain a fabricator-supported construction and determine the appropriate geometry using a suitable solver or validated design data.
If a route changes layers, review the new geometry and transition separately. Length matching cannot compensate for every impedance discontinuity, and a nominally identical trace width may behave differently on an outer layer and an inner layer.
Balance routing capacity against coupling and power needs
Additional signal layers help escape dense packages, but closely spaced parallel routing layers can also couple. Review dielectric separations and reference placement before assuming every new layer is independent capacity.
A closely spaced power–ground pair can contribute distributed capacitance and reduce parts of the power-distribution loop inductance. It does not eliminate the need for device-appropriate decoupling. Plane shape, connections and frequency-dependent behavior still matter.
For mixed-signal boards, organize current paths and placement intentionally. Splitting ground is not a default cure for digital noise near analog circuitry; a split can obstruct the return of a signal that crosses it.
Keep the electrical and physical stackups aligned
Electrical layer roles must be implemented in a manufacturable construction. Review dielectric symmetry, copper weights and distribution with the board house. Physical balance helps manage distortion, but identical net names above and below the center are not the definition of mechanical symmetry.
Use a change-impact check when a stackup is revised: which trace impedances, via geometries, connector transitions and thickness-sensitive mechanical features changed? A material substitution or dielectric adjustment should not enter production without the relevant design owner reviewing those consequences.
Before release, overlay critical traces with their reference planes and inspect every transition. Then confirm that the layer map, fabrication drawing and impedance requirements describe the same board. A generic CAD rule check cannot establish everything that this review requires.
FAQ
Will moving from four layers to six reduce EMI automatically?
No. Extra layers provide design options, but emissions still depend on return paths, switching loops, connectors, enclosure behavior and routing. Poorly used layers do not guarantee an improvement.
Must every signal have its own dedicated ground plane?
No. Multiple signals can use an appropriate continuous plane. The important checks are the actual reference geometry, coupling, return continuity and interface requirements—not a one-plane-per-signal rule.
Share Your Approved Stackup
Send icallin your PCB manufacturing or PCBA assembly requirements with the layer map, material construction and controlled-impedance notes where relevant.
